MIPS

Microprocessor without Interlocked Piped Stages